Senior Analog IC Layout Engineer
1. Experienced analog IC layout,
2. Coarse geometry, 0.35um CMOS
3. Experience in Cadence tools, ASSURA DRC LVS, PVS DRC LVS, and QRC
4. Experience in Mentor Calibre Tools DRC LVS and Parasitic Extraction
See the details
Create an E-mail Alert
Job alert activated
Saved
Save
Similar job
Analog ic layout engineers with bcdmos experience
Galway
Ic layout engineer
Similar job
Ic layout engineer (serdes)
Dublin
Ic layout engineer
Similar job
Senior digital ic layout engineer - limerick city- ireland
