Design Verification Engineer - SOC/ASIC (Semicon/Software/Wireless) - Visas Supported An exciting career opportunity for an experienced Verification Engineer to join a Global Leading Semiconductor company, where you will lead a thriving CPU team at their R&D Centre in Cork, Ireland.
As The Lead Design Verification Engineer, you will work with Chip Architects to validate the concepts of CPU and SOC level micro-architectures.
You will work on a selected part of the CPU Design Verification, collaborating with cross-functional groups to determine the product's execution path and to ensure that it functions to the standards of being launch ready.
What will you be doing?
Leading and mentoring the local Design and Verification teams.
Working with CPU and SOC Architects to understand the concepts and high-level system requirements.
Developing detailed Test and Coverage plans based on the Architecture and Micro-architecture.
Developing Verification Methodology, ensuring scalability and portability across environments.
Developing Verification environment, including all the respective components such as Stimulus, Checkers, Assertions, Trackers, and Coverage.
Developing Verification Plans and Testbenches for your functional domain.
Executing Verification Plans, including Design Bring-up, DV environment Bring-up, Regressions enabling all features under your care, and Debug of the test failures.
Tracking and reporting DV progress using a variety of metrics, including Bugs and Coverage.
What are we looking for?
Experience in leading a small team of Verification engineers performing CPU Verification.
Deep knowledge of Micro-Processor Verification functions and Architectures, in domains such as: Cache Coherence, Memory ordering and Consistency, Prefetching, Branch Prediction, Renaming, Speculative execution, and Address Translation/Memory Management.
Knowledge of Random Instruction Sequencing (RIS) and testing a given design, at the Block/Unit-level and Subsystem/Chip-level for proving correctness.
Advance techniques such as: Formal, Assertions, and Silicon bringup, is helpful.
Experience in writing Test plans, portable Testbenches, Transactors, and Assembly code.
Experience with different Verification Methodologies and Tools such as Simulators, Coverage collection, Gate-level Simulation, Waveform viewers, and Formal Proof Tools.
Ability to develop and work independently on a Block/Unit of the design.
Seniority level: Mid-Senior level
Employment type: Full-time
Job function: Design, Engineering, and Information Technology
Industries: Semiconductor Manufacturing, Computers and Electronics Manufacturing, and Computer Hardware Manufacturing
#J-18808-Ljbffr