ASIC Design Engineer - Multimedia Video and Computer Vision Hardware DesignBe among the first 25 applicantsImplementing advanced computer vision algorithms, including (but not limited to) feature detection/extraction, object detection, machine learning, dense motion mapping, and depth perception for applications in cameras, AR, VR, and automotive.Collaborating across hardware, systems, and firmware teams to gather requirements, define specifications, and develop IP cores.Developing micro-architecture and RTL designs using Verilog/SystemVerilog, optimised for performance, area, and power efficiency.Supporting design verification (DV) teams by assisting with test planning, BFM development, functional and gate-level verification, and coverage closure.Debugging and identifying root causes of issues during simulation/emulation and implementing fixes.Reviewing reports on linting, RTL synthesis, CLP, power analysis (PowerArtist), CDC, and LEC to ensure design quality.Communicating effectively across teams, managing multiple tasks, and ensuring well-structured execution of projects.Ideal Candidate QualificationsIndustry experience in ASIC or logic design, verification, or a related field.Proficiency in Verilog and SystemVerilog.Experience with C/C++, Python, or Perl.Strong knowledge of micro-architecture, RTL design, timing/area/power optimisations, and RTL synthesis.Some exposure to design verification and post-silicon debugging.Experience with low-power, high-throughput RTL design.Familiarity with image/video compression and pixel processing.Knowledge of video standards such as H.264, HEVC, AV1, or VVC.Understanding of computer vision or machine learning algorithms and their implementation.Leadership experience in owning a design block is a strong plus.Experience working in a multi-disciplinary, global team on advanced, high-volume applications.Seniority LevelMid-Senior levelEmployment TypeFull-timeJob FunctionEngineering and Information TechnologyIndustriesIT Services and IT Consulting and Semiconductor Manufacturing
#J-18808-Ljbffr