Alternate Job Titles:
* ASIC Verification Engineer
* Digital Verification Engineer
* Staff Engineer, Digital Verification
We Are:
At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
You Are:
You are a highly motivated and innovative engineer with a strong background in high-speed protocols and a keen interest in growing your expertise through verification-related work. You thrive in a collaborative environment, working alongside experienced digital design and verification professionals. With a solid foundation in Verilog, VHDL, and/or SystemVerilog, you are eager to expand your knowledge and apply your skills to state-of-the-art products. Your excellent problem-solving abilities and strong communication skills enable you to identify and address design issues effectively. You are organized, detail-oriented, and capable of managing multiple tasks efficiently. With your passion for learning and exploring new technologies, you are committed to contributing to the success of our projects and the broader goals of Synopsys.
What You’ll Be Doing:
* Identify verification environment requirements from various sources, including specifications, design functionality, and interfaces.
* Generate verification test plans, environment documentation, and usage documentation.
* Define, develop, and verify complex UVM verification environments.
* Evaluate and exercise various aspects of the development flow, including Verilog/SystemVerilog development, functional simulation, constraint development, test planning, behavioral modeling, and verification coverage metrics.
* Identify design problems, propose corrective actions, and address inconsistencies in documented functionality.
* Collaborate with cross-functional teams to ensure the successful integration and verification of projects.
The Impact You Will Have:
* Ensure the robustness and reliability of our digital designs through meticulous verification processes.
* Contribute to the development of cutting-edge technologies that power the Era of Smart Everything.
* Enhance the overall quality and performance of our silicon IP products.
* Help our customers bring differentiated products to market quickly and with reduced risk.
* Drive continuous improvements in our verification methodologies and practices.
* Support the growth and success of Synopsys by contributing to our reputation for innovation and excellence.
What You’ll Need:
* Proven desire to learn and explore new state-of-the-art technologies.
* Demonstrated proficiency in Verilog, VHDL, and/or SystemVerilog.
* Experience with scripting languages such as BASH, TCSH, PERL, PYTHON, or TCL is a plus.
* Understanding of verification methodologies such as UVM is a plus.
* Strong organizational and communication skills.
* 4+ years of relevant experience in ASIC digital verification.
Who You Are:
* A passionate and innovative engineer with a strong technical background.
* Detail-oriented and capable of managing multiple tasks efficiently.
* Excellent problem-solving abilities and a proactive approach to addressing challenges.
* Strong communication skills, both written and spoken.
* A collaborative team player who thrives in a dynamic and fast-paced environment.
The Team You’ll Be A Part Of:
You will join an experienced and dedicated digital design and verification team focused on developing state-of-the-art products. Our team is committed to excellence and continuous improvement, working collaboratively to achieve our goals. You will have the opportunity to learn from experts in various fields and contribute to the success of our projects.
Rewards and Benefits:
We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
#J-18808-Ljbffr