Essential Duties and Responsibilities
include the following. Other duties may be assigned.
* Architecture of Verification Environments for block, subsystem, and SoC level designs.
* Development of UVM-SV Scoreboards for self-checking regressions.
* Development of Functional Coverage items like Covergroups and Coverpoints as part of Metric Driven Verification Environments.
* Development of SystemVerilog Assertions for use in Simulation Environments.
* Definition and Management of Verification Plans (vPlans) using Cadence vManager tools.
* Creation and Management of Automated Regression Environments.
* Verification scope will encompass analog, digital, and firmware functions as well as evaluation and benchmarking of full system performance.
* Work closely with analog designers, digital designers, systems architecture, firmware, applications, and test engineering to specify, design, develop, and manage a verification system for SOC.
* Knowledge of protocol interfaces for spec compliance (PMBus, SVI, SVID, I2C, AHB etc.).
* Track and report progress of the projects against key milestones.
* Provide an environment where collaboration, effective communication, and learning are fun and rewarding.
A Job At This Level
* PhD, post-graduate or degree qualification in Electronic Engineering or similar.
* 10+ years’ relevant engineering experience.
* Experience of full-product verification flows, including HW & FW.
* Experienced with constrained-random verification environment and flow build-up with UVM, Coverage-Driven verification methodology.
* Experienced with Assertions like System Verilog Assertions.
* Experience with vManager, vPlan and Regressions, etc.
* Experience working on mixed-signal ICs is a plus.
* Experience with debugging test failures and report verification result to achieve the expected functional/code coverage goals.
* Extensive usage of RTL simulation tools.
* UVM, System Verilog, Perl/Python shell-scripting skills required.
* Excellent interpersonal and communications skills.
* The ability to work with cross-functional teams.
* The ability to support and mentor less experienced team members.
#J-18808-Ljbffr