Social network you want to login/join with:
Senior Staff Digital Design Engineer (Tech Lead), Cork City
Client:
Advanced Micro Devices, Inc
Location:
Cork City, Ireland
Job Category:
Other
EU work permit required:
Yes
Job Reference:
4654314778da
Job Views:
7
Posted:
03.03.2025
Expiry Date:
17.04.2025
Job Description:
WHAT YOU DO AT AMD CHANGES EVERYTHING. We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.
SENIOR STAFF SILICON DESIGN ENGINEER
THE ROLE:
This is an exciting opportunity to join the innovative and multi-award winning team that has developed the RF data converter sub-system, including direct-RF digital signal processing, around which Xilinx Zynq Ultrascale+ RFSoC is built. As part of the Analog and Digital-RF design group, you will be working on leading-edge digital communications developments in a complex mixed-signal environment using the latest FinFET CMOS processes. We develop a wide range of ultra-challenging, high instance count (1-5M), high speed (>1GHz), high utilization, mixed signal, low power digital IPs in a highly collaborative and productive working environment, and will offer a highly competitive package to a suitable candidate. This is a leadership role within the design team responsible for the development of digital blocks in the RFSoC family of devices.
THE PERSON:
A successful candidate will work as a key leader within the team.
KEY RESPONSIBILITIES:
1. Architecture definition in consultation with product marketing
2. Supervision and review of digital design, including specification, RTL coding, basic verification
3. Interacting with the analog team to define analog/digital interfaces and specifications
4. Collaboration with the verification team to support verification planning, debug, and coverage closure
5. Interfacing with synthesis and place-and-route teams to discuss and resolve timing, power, and other issues
6. Potentially people management of more junior engineers within the team
PREFERRED EXPERIENCE:
1. Extensive knowledge and experience of digital IC design in a technical leadership position
2. Experience of working in mixed-signal designs and interfacing between analog and digital domains
3. Knowledge of digital signal processing techniques and algorithms
4. Experience of optimization of high performance datapaths for speed, power, and area
5. Knowledge of physical/synthesis considerations such as timing constraints and design for low power
6. Familiarity with modern verification techniques such as UVM
7. Experience of project management in a leadership position
8. Keen interest in process improvement to enhance the efficiency of the team
9. Interest in evaluating, developing, and adopting AI initiatives in design flows and methodologies
ACADEMIC CREDENTIALS:
Bachelors or Masters degree in computer engineering/Electrical Engineering with at least 10 years' industry experience.
LOCATION:
Dublin or Cork
#LI-PL1 #LI-Hybrid
Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
#J-18808-Ljbffr